We present a general multi-layer area router for performing detailed routing in integrated circuits. This router is based on a novel grid construction scheme which considers the differing design rules of the routing layers and produces more wiring tracks than a uniform grid scheme. Our router is very general and flexible and is designed to handle all the physical constraints of a CMOS custom cell layout problem for an arbitrary number of routing layers. The router has been incorporated into the Custom Cell Synthesizer project at MCC. It has produced better results than uniform gridded routers and improved the capability of the system by providing routing flexibility and supporting features needed to handle a wide range of design styles in generating CMOS custom cells.
References
present in current routers. Experimental results have shown that Echelon outperforms the well-known general area router Mighty, against which it was tested for custom cell synthesis problems. Moreover, our algorithm has been designed to handle an arbitrary number of routing layers with flexibility in choosing the preferred wiring directions. Echelon has been incorporated into a custom cell synthesis scheme as it is able to handle the different layout style requirements and constraints which other routers in the literature do not support. More details of our Echelon system can be found in [23] . was done in metal1 layer with the preferred directions specified as horizontal for metal1 wiring and vertical for metal2 wiring.
To obtain a more favorable aspect ratio, synthesis of the flip-flop was performed using four rows of transistors (shown in Figure 37 ). This layout was obtained using three layers of routing, with metal2 layer used for power/ground wiring. Figure 37 also shows the layout result after compaction in the X and Y directions. Figure 38 shows a large synthesis example (an Arithmetic Logic Unit) using multiple transistor row placements with 306 transistors. An accumulator cell from MCNC benchmarks with 416 transistors was also synthesized with 8 rows of transistors and is shown in Figure 39 .
Conclusions
We have presented a general multi-layer router based on a non-uniform grid model. This grid model is obtained using the design rules of the routing layers and the number of routing tracks available is maximized. Our non-uniform grid scheme makes the problem more routable as well as produces superior routing results.
We present a different approach to wire routing and via locating which gives Echelon flexibility not removing redundant wires and vias. The columns "with equivalent pins" in Table 5 indicate the via count after removal of redundant wiring from the Mighty results.
From the table it is clear that our router produces consistently fewer vias in all cases (except for RFF2 in which one more via was produced for the test without equivalent pins). Mighty failed for a couple of test cases, but Echelon succeeded in all cases considering equivalent pins. The advantage of considering the electrical equivalence in pins is obvious from the results.
It should also be noted that Mighty was sensitive to changes like switching pins from one layer to the other for a different design style causing it to fail in many cases. This was probably because of the built-in preferences in wiring directions. Echelon was very flexible in handling these changes. The problem sizes of the test-cases varied from 28 transistor placements to 230 transistors with both single and multiple PN row pairs. The execution times for all test cases were in the range of 15 to 40 seconds with the exception of the 230 transistor example (Comb) for which Echelon took 19 minutes.
Layout Synthesis for Different Design Styles
This section presents layouts for a flip-flop circuit for a variety of layout styles, indicating the ability of Echelon to efficiently handle user defined constraints. The layout in Figure 35 -a was produced using two routing layers, polysilicon and metal1 layers. In this layout style, the source/drain diffusion areas were not covered completely with metal contacts. The router needed 44 vias with the total wire length being 523 track units. For the same circuit, synthesis was done using three layers -polysilicon, metal1 and metal2 layers. Power/ground routing was done in metal2 layer and stacked vias were permitted. The preferred wiring directions were vertical for metal1 and horizontal for metal2 layer. This is illustrated in Figure 35 -b. Only 24 vias were needed for this style and the total wire length was 428 units. A third layout style is shown in Figure 36 , with three layers for routing. In this case, the power/ground routing be attributed to the additional wiring tracks present in the layers eliminating the need for frequent layer transition. There are a few examples, such as FF * and B01 * , for which the router using the uniform grid failed whereas the same problem with non-uniform grid succeeded. The (*) indicates that for those examples stacked vias were disallowed in the solution. Table 4 shows the X and Y dimensions of the synthesized cells as well as the area after compaction. The layout produced by Echelon was then compacted in both X and Y directions using the onedimensional compactor SQUEEZE [22] . Echelon produced results with smaller areas in the non-uniform grid mode for all the examples except M10 and B01 * .
Comparison with Mighty
Next we present the results of a few synthesis examples which were the first industrial test cases for our project. We compare our results with those of the area router Mighty which was used in earlier versions of the synthesis project. In order to make fair comparisons we presented identical problems for both the routers by restricting Echelon to two routing layers and using uniform grid scheme. Since the version of Mighty we used did not provide for equivalent pins, we had to conduct two sets of comparisons. The first one with equivalent pins for the top and bottom gate terminals of a transistor and the second comparison was made by giving the routers two non-equivalent gate terminals for each transistor. In order to account for equivalence in gate pins in Mighty, we had to perform some manual post-processing by wiring tracks available for the uniform grid scheme.
To evaluate the quality of solutions of the router with the non-uniform grid against the uniform grid scheme used by other routers in literature, we generated a series of cell synthesis examples using the technology Tech2 in Table 2 for both grid schemes. Echelon can be configured to execute in both uniform as well as the non-uniform grid mode. In the uniform grid mode, the tracks are spaced based on the largest spacing rules of the layers involved. This mode simulates the kind of results obtainable using other routers from literature. Table 3 presents comparison of the layer assignment cost, which is a metric the router uses to measure the quality of the layout (see section 4.2.5 on page 20). It is a combination of the number of errors in the result, number of vias, the length of non-preferred direction wiring and the number of stacked vias. Echelon attempts to minimize this cost function and it is evident from these results that the non-uniform grid scheme produces better quality results in terms of the number of vias and wiring length than the uniform grid scheme used for the same examples. This difference in solution quality can be attributed to two factors: 1) As more wiring tracks are available for lower routing layers, the non-uniform grid always produces much lower wiring costs because of shorter runs and more wiring in the preferred direction. 2) Stacked vias are automatically discouraged because of the non-uniformity of the grid, resulting in fewer stacked vias being generated.
Also, in most cases, the number of vias required was less for the non-uniform case. Routing completion is ensured by repeating the layer assignment, local modification and rip-up and reroute sequences until a valid solution is obtained. Via minimization is then performed to eliminate superfluous vias and then the virtual grid routing solution is translated back into the physical domain before producing the output in physical design coordinates.
Experimental Results
Echelon has been implemented in the C programming language on a SUN 4/260 under the UNIX operating system as part of the Custom Cell Synthesis project of the MCC-CAD Physical Satellite. In this section, we provide some experimental proof of the superiority of our unique grid model by synthesizing custom cells from real industrial technology and netlists. Next, we show that Echelon produces superior results as compared to the other general area router Mighty for custom cell generation. Finally, we display the generality and flexibility of the router by providing examples with significant variation in design styles for custom cells.
Results using Non-uniform Grid
The advantages of using our non-uniform grid scheme over the commonly used uniform grid scheme is quantified by considering two different CMOS technologies. Table 2 illustrates the design rules for two different technologies (in design units) and the percentage of additional wiring tracks produced by using our non-uniform grid scheme. The additional tracks produced by using our scheme has a significant impact on the routability, quality as well as the area of the final solution as illustrated in Table 3 and Table  4 .
To illustrate the improvement in number of wiring tracks, consider a routing region of size 300 design units for the technology Tech2. The uniform grid method contains 300 / (9 + 6) = 20 grid lines with three wiring tracks each, i.e., a total of 60 wiring tracks. For the same routing area, our non-uniform grid produces 17 grid lines with three tracks each and 8 grid lines with 2 tracks each (illustrated in Section 3.1.2 and Figure 10 ), which makes it (17 × 3 + 8 × 2) = 67 wiring tracks. This is 12% greater than the number of Initially, the net being routed contains several net components, each corresponding to electrically equivalent pins. These are initialized from the knowledge of equivalence numbers of pins. All the nonvirtual pin locations for the net are entered in the virtual grid so that the forward wavefront and the backtrack phases can terminate after having found a path. The search is started from a randomly selected component of the net (source-comp). The search succeeds when the wavefront encounters the same net with a different component (dest-comp), at which point the backtrack phase is started to retrace the shortest path from the dest-comp to the source-comp. This backtrack, designed to have as few jogs in the wiring as possible, produces the wires and vias for the partial route of the net. The union operation is then performed on the source-comp and dest-comp signifying that they have been connected. The wires and vias connecting the components are then entered into the virtual grid along with their component numbers. The whole procedure is repeated with the search starting from randomly selected source-comps until the net is reduced to contain a single component.
The global modification phase results in substantial modification of the layer assignment graph. Hence a graph update is performed after the completion of global modification. From the graph coloring, the quality of routing as well as the success or failure of routing can be determined. This would determine if any further modifications either by a layer assignment stage or by routing modification is necessary. The graph is also useful in other functions such as via-minimization which is discussed in the next section.
Via Minimization
After routing completion has been achieved using layer assignment and routing modification stages, a final step to remove unwanted vias is performed. Superfluous vias are present because the wiring and layer transition costs used by the search algorithms are primarily to guide the router to find a solution which may further be optimized. For example, Figure 33 shows two layer transitions for the net A because the horizontal cost for layer l 1 was lower than the horizontal cost for layer l 2 . In the intermediate stages of routing, this is desirable to help some other net (say B) to cross the horizontal segment of net A as shown in dotted lines (layer l 2 ). In the absence of such a net B, the layer transitions become unnecessary. So, a final post-processing step is essential to remove these vias. The identification of such problem areas is made simple by the graph representation. The wire-groups of net A will be represented by nodes as shown in Figure 33 . In the absence of any solid edges (representing overlapping nets) for wire-group a 2 , its color can be switched to layer l 2 thereby eliminating the two vias.
Summary of Routing Algorithm
The entire routing procedure is summarized in Figure 34 . The router starts by reading in the technology information, the routing problem specified in physical deisgn units and some control parameters. The physical information along with the technology specification is used to map the problem domain onto a variable capacity virtual routing grid. Initial routing is then performed to obtain topological routes for all nets satisfying the grid capacities. This is followed by the preparative stage for layer assignment in which vias are inserted in the topological routes and groups of wires are formed for all nets. The layer assignment problem, which is formulated as a graph coloring problem, is solved by using combinatorial search techniques such as simulated annealing and tabu search (the choice of which can be specified in the input). The solution obtained by layer assignment is taken into a routing modification stage where routing errors are eliminated by both local shove aside as well as global rip-up and reroute techniques. As these modifications affect the graph representation of the problem, graph updates are performed at every modification step. Iterations between the layer assignment and routing modification stages gives the router the power to perturb the routing and obtain a solution overcoming local congestion areas.
essential for the algorithm to iterate between the layer assignment and routing modifications stages.
The routing violations are caused by two nets trying to pass through the same point(s) on a layer. These nets are stored as net-pairs in an error-list to enable the rip-up stage process these mutually obstructing nets in a special manner.
For nets n a and n b that obstruct each other's paths, first, either n a or n b is ripped up. This is done by moving the wire and via lists to a backup structure and removing the corresponding net entries from the virtual grid representation. Then the reroute procedure (described below) is applied to the net ripped up. If the reroute succeeds, the error between n a and n b is removed. If not, because of their dependency, both of them are ripped up and new routes are attempted one after the other. If for either net the reroute fails, then, the partial wire and via lists are replaced with the backed up information.
Procedure for rerouting nets:
The net rerouting procedure is very similar to routing a net in the initial routing stage discussed in section 4.1 on page 15, except that the layer information is also considered (instead of just the topological path) in the forward expansion and backtrack phases. It is also designed to handle routing constraints such as the wiring and via obstacles, stacked and unstacked vias, routing over vias, preferences in wiring directions, non-uniform grid and takes advantage of the electrical equivalence in pins and virtual pins. as future iterations of routing modification could fix the rest of the overlap.
Global Routing Modification
Even though the strategy of performing initial routing followed by layer assignment is designed to lessen the problems of routing nets one at a time, it does not completely eliminate them. A rip-up and reroute stage is essential to explore alternate paths for nets causing violations. This stage is also used to find shorter and better (less vias) routes for nets as a clean-up step after routing completion has been achieved.
After layer assignment, each virtual grid point contains information of the nets passing through it in the corresponding layers. Each net data structure also contains the list of wires, wire-groups and vias. The connectivity information between wires, vias and pins are maintained as lists. Each wire has a list of adjacent wires, and each pin and via have a list of wires that are attached to them. This dual information structure maintained in the form of virtual grids and geometric entities (wires, wire-groups and vias) is needed and is removed. Shoving aside nets is usually attempted in all four directions and affects both wire segments and vias as illustrated in Figure 31 . This example shows the result of point shove aside (to the right) heuristics that is used in local modification. When two or more wire-groups of different nets share more than one consecutive grid in the same layer, they are defined as overlapping wire-groups. Overlapping wire-groups are fixed by performing the same point shove aside heuristics, described above, over the entire span of overlap as illustrated in Figure 32 . If successful, this local modification is equivalent to removing an edge between wire-groups of different nets assigned the same color (as described in Figure 28 
Local Routing Modification
Decisions made during initial routing stage would have made it impossible to add vias in certain locations during layer assignment. The local routing modification stage is designed to alleviate this problem by identifying problem locations and shoving aside wiring to add new vias and removing wiring overlaps. This will modify the graph representation and colorization can be done incrementally as shown in Figure 29 .
The wire overlaps can be identified from the graph representation by examining the primary edges attached to nodes with the same color. Shove aside of the wiring hindering the via insertion is attempted. If successful, new vias are added and the new wire-groups formed are assigned to a different layer eliminating the error. There are other side effects to the graph such as removal of redundant vias and merging of wire-groups. A simple example is shown in Figure 30 , where, net n 3 has been shoved aside to give room to add a via for net n 1 eliminating the overlap between n 1 and n 2 . The old via for n 1 is no longer It can be seen that even moves that increase the cost are accepted as there is no requirement of the best-move-cost being negative. If there is no move that reduces the cost, then the move with the least increase in cost will be chosen. This way the search is allowed to escape local optima. In order to prevent the subsequent moves from falling back into the same local optimum, the tabu-list size has to carefully chosen.
In order to provide this localized search a different search space, the algorithm periodically randomizes the solution and clears the tabu-list. This can be done in an intelligent way by designing a long-term memory function to create a starting point located in a new region of the solution space. The long-term memory function can keep track of node-color pairings that occur frequently and use this information in creating a graph coloring that does not contain these pairs.
The stopping criterion is usually the time of execution. As the tabu search finds fairly good results (close to 10% of the optimum) within the first few hundred iterations, a time limit for search can be set based on the desired accuracy. A longer run time will on the average produce better solutions as it can explore a greater portion of the solution space.
Figure 26 also illustrates a typical tabu search process. The data points were obtained from the graph coloring during the synthesis of a two-layer flip-flop example. The sharp spikes in the graph indicate the periodic randomization performed on the graph coloring to move the search to a new area. Figure 26 shows the progress of simulated annealing and tabu search procedures for a two-layer flipflop example. This is a typical example clearly indicating the differences in these approaches. The simulated annealing algorithm spends most of its time in non-optimal solutions before settling in a good one, whereas the tabu search quickly attains a reasonably good solution and starts exploring different local optima. The choice of the algorithm to be used will be based on the time versus quality trade-off. For larger circuits where annealing takes much longer than tabu search, it is preferable to use the latter method as the final layout quality will not depend largely on layer assignment alone. For synthesizing smaller cells with hand-crafted density, a good initial layer assignment (prior to routing modifications) is of greater importance and simulated annealing technique is preferred. Figure 27 shows the result of graph coloring (using two colors) for the example in Figure 23 on page 19 and the corresponding layer assignment. The via between adjacent wire-groups b 2 and b 3 is indicated in the graph by the dashed edge connecting the nodes of different color. Note that the resulting layer assignment does not have any wire overlaps in the same layer because all the solid edges connect nodes of different color.
Comparison of Layer Assignment Algorithms

Routing Modifications
The layer assignment stage does not necessarily yield routing results that are free of violations. Assuming the graph coloring produced during layer assignment is always optimal, the reason for overlapping wires is because of portions of the graph that are too dense to be colored with the limited number of colors available. For example, Figure 28 -a shows a subgraph of a two-layer problem which cannot be colored with two colors. Modifying this subgraph by either deleting a pertinent primary edge or splitting either of wire-groups a 1 , c 1 or b 2 will make this subgraph two-colorable. This is illustrated in Figure 28 -b.
Move evaluation: Incremental calculation of change in coloring cost is done by determining the change in parameters associated with the nodes and edges affected by the move. As this evaluation is performed frequently, it is preferable to not recompute the parameters of the entire graph each time, but only those of the sub-graph affected by the move. Move acceptance: Any move that reduces the cost is accepted. Moves that increase the cost are accepted based on the probability function e −∆C/T , where ∆C is the increase in cost and T is the temperature parameter. If this function has a value greater than a random number generated in the range 0 to 1, then the move is accepted. Equilibrium condition: Equilibrium at a temperature is attained when the average cost becomes stable. This is usually simulated using a fixed number of iterations which is proportional to the number of nodes in the graph. Temperature update: The cooling schedule adopted is a geometric schedule given by T n = T 0 × α n , where T n is the temperature at iteration n, T 0 is the starting temperature, and α (0 < α < 1) is a user-defined parameter that controls the rate of cooling. Stopping criterion: The annealing is stopped when the temperature reaches a predefined value, or, if the cost remains constant for k (a small integer) consecutive temperatures indicating that the search cannot escape the local minimum reached.
The graph is initialized with a random coloring and the initial cost is determined. The temperature parameter is initialized to a value which is high enough to allow even the most undesirable move to be accepted with a probability close to unity. At each temperature, the moves are randomly generated and decisions are made for acceptance. If a move is accepted, the graph is updated to reflect the new state. Once the equilibrium criterion is satisfied at a particular temperature, the temperature is updated according to the schedule described earlier. The annealing process is stopped when the stopping criterion is satisfied. Figure 26 illustrates a typical annealing curve for graph coloring. Note that when the temperature is high, moves with greater increase in cost is accepted with a greater probability indicated by the large swings in cost at the start of annealing. As the temperature decreases, the probability of accepting moves that increase the cost by a great amount is reduced. This is indicated by progressively smaller swings in cost as temperature decreases (execution time increases in the graph).
Tabu Search
Recently, another general purpose algorithm called tabu search for solving combinatorial optimization problems has been proposed [18] , [19] , [20] . Tabu search can be considered to be a metaheuristic superimposed on the classic hill-climbing methods. Greedy hill-climbing techniques get caught in a sub-optimal local minima. In order to further exploration from a locally optimum solution, moves that increase the cost function are accepted as long as they are not tabu moves. Tabu moves are those that possess attributes similar to the ones made most recently in the search to arrive at the current solution state. This necessitates a memory function to keep track of the latest move attributes. A tabu-list data structure is used to store information about the latest k moves, where k is the size of the tabu-list and determines the length of the memory function.
The cost function used here is identical to the one described for simulated annealing technique in page 20 and the moves generated are also similar in nature to the ones described for simulated annealing. The graph is initialized with a random coloring. In the initial iteration, the tabu-list is empty and there are no tabu moves. During each iteration, all possible moves are examined and the move that reduces the cost by the largest value (best-move-cost) is selected. This move is accepted only if not present in the tabu-list. The exception to this rule is those moves that are termed as aspiring moves. Aspiring moves are those that creating space for the required via.
The vertical and horizontal direction wiring costs are also computed for each wire-group. The vertical wiring cost (V wg ) is given by Σ(y i ) and horizontal wiring cost (H wg ) is given by Σ(x j ), where y i is the length of each vertical wire i in the wire-group, and x j is the length of each horizontal wire j in the wiregroup. These directional costs are useful in the calculation of non-preferred direction wiring costs while performing layer assignment. The non-preferred direction wiring cost for a wire-group wg assigned to layer l is given by N wg = V wg − H wg , if the preferred direction wiring for layer l is horizontal; = H wg − V wg , if the preferred direction wiring for layer l is vertical, and = 0, if there is no preference in wiring direction for layer l.
Algorithms used for Layer Assignment
The multi-dimensionality of the layer assignment problem (discussed in Section 4.2.2) adds more complexity to the graph coloring problem which in itself is NP-Complete [16] . Hence we seek good heuristics to solve this optimization problem. Two contrasting techniques have been applied to solve the layer assignment problem : simulated annealing [14], [17] and tabu search [18] , [19] , [20] heuristics.
The basic set-up for both these techniques is identical : i.e., start with an initial coloring of the graph, incrementally modify the solution by performing moves and then accept or reject the new configuration based on certain acceptance criteria. The solution space is thus explored in search of a global optimum until the stopping criteria is satisfied.
Simulated Annealing
Simulated annealing algorithm was first introduced by Kirkpatrick et al. [14] as a general purpose algorithm for solving combinatorial optimization problems. This algorithm has been used effectively for solving several optimization problems in VLSI CAD [15] , [17] , [21] and other graph problems. This technique uses the analogy between the physical annealing of metals and combinatorial optimization problems. Cost function: The cost of a graph coloring is given by the following expression:
where, overlaps = number of primary edges connecting nodes of same color, vias = number of secondary edges connecting nodes of different color, stacked-vias = vias connecting non-adjacent colors, grid-vias = vias at locations likely to cause spacing violations in the grid, non-pref-length = ΣN wg , and α o , α v , α s , α g and α w are parameters used to control the relative importance of each cost factor.
The higher the value of a parameter, the more the coloring algorithm will try to minimize the associated cost variable. The typical values used will have the relation (
Move: Incremental transition of solution state is achieved by performing moves. A move could either involve changing the color of a node or swapping colors of two nodes of the graph. Changing the node color results in transferring the corresponding wire-group from one layer to the next. Swapping colors of nodes results in swapping the layers of the corresponding wire-groups. Performing a move results in changes in the cost function parameters which could either decrease or increase the graph coloring cost.
Vias at locations v 1 , v 2 and v 3 are redundant and can be replaced with a single via at either of these locations. Via locations at the end points of wire segments are preferred and so the location v 1 is chosen.. Figure 25 illustrates the via insertion and wire-group formation for a two layer routing problem. Wires connecting to pins on different layers should not be assigned to the same wire-group. If it is not possible to assign the pins on different layers to different wire-groups, local modification (discussed in Section 4.3.1) is performed on the path connecting the two pins by shoving aside wires and vias and layer assignment phase has been separated from the topological routing in order to overcome the limitations of general area routing, where nets are routed one at a time giving rise to longer routes to nets routed in the end. The purposeful delay in assigning layers gives the nets routed in the latter stages of initial routing a better chance to find shorter routes. Initial routing allows greater congestion than the case where wire layers and vias are considered, as routing is done primarily to satisfy the grid capacity requirements. Perfect layer assignment may not always be feasible because of the tight initial routing. The best possible assignment is sought in this stage to enable the latter stages of routing to clean up the violations.
Definitions
The following terms are defined to help describe the layer assignment problem. Wire-group : A collection of connected wires belonging to the same layer. Overlapping wire-groups : Wire-groups of different nets are said to overlap if at some grid point they share the same layer. Adjacenct wire-groups : Two wire-groups of a net are said to be adjacent if they have at least one common grid point where a via is possible.
Objectives of Layer Assignment
The objectives of layer assignment can be summarized as follows: 
Graph Representation of Layer Assignment
The layer assignment problem has been formulated as a graph coloring problem. Each wire-group is represented by a node in the graph. There are two kinds of edges in the graph, the primary edges connecting nodes of different nets and the secondary edges connecting nodes of the same nets (see Figure 23) . A primary edge connecting nodes of different nets is present if the wire-groups corresponding to the nodes overlap. The secondary edge connecting nodes of the same net is present if the wire-groups corresponding to the nodes are adjacent. Furthermore, the nodes of the graph contain the horizontal and vertical components of wire length of the wire-group represented.
If L is the number of layers present in the routing problem, a coloring of the nodes of the graph with L colors, considering only the primary edges, corresponds to a layer assignment. The additional requirements of this problem are to color the graph in such a way as to minimize the number of secondary edges connecting different colored nodes and to maximize the preferred cost of wiring for each color. Colors are said to be adjacent, if they correspond to adjacent layers. Minimizing the number of secondary edges connecting nodes of non-adjacent colors is also desired to minimize the number of stacked vias. Figure 23 shows a two layer initial routing example containing three nets a, b and c, and its graph representation.
The first step in obtaining the representation for the layer assignment problem is to insert vias at appropriate locations in the routing path obtained from the initial routing stage. Each inserted via splits the wires (wire-groups) of a net into two, three or four wire-groups. In order to minimize the number of edges in the data structure without losing information, the redundant vias are eliminated (as shown in Figure 24 ). These conditions will also be observed during the backtrack phase to give a valid route.
The conditions to check while performing a maze search in such a grid model is now discussed. Let vδ g and hδ g represent the vertical and horizontal densities of grid point g. Let vµ g and hµ g represent the vertical and horizontal capacities of grid point g. Let δ g represent the density of grid point g, and N g represent the nets present in grid point g.
Exit condition : For any grid point g 1 , the maze search can exit a grid point in the vertical direction only if (vδ g1 < vµ g1 ) and the search can proceed in the horizontal direction only if (hδ g1 < hµ g1 ); or, in either case if the net already exists in N g1 .
Entrance condition : For any grid point g 2 , the search can enter the grid point from the vertical direction only if (vδ g2 < vµ g2 ) and enter from the horizontal direction only if (hδ g2 < hµ g2 ); or, in either case if the net is already present in N g2 .
To ease the layer assignment problem for these wires, the cost of searching is made proportional to the ratio (density / capacity ), except for the grid points that have the same net component. For the grid points which already contain the net component from which the maze search started, only a minimal increment in cost is provided. The concept of virtual pins is supported in the search procedure by querying the grid explicitly for the presence of a virtual net component. By definition, the virtual net components are invisible to the search and are not present in the grid points being explored. The query for virtual net components is done only to terminate a search but the search does not originate from a virtual pin location. This is essential to satisfy the optional nature of the virtual pin definition.
Priority Queue Data Structure for Efficient Search
Once a grid point has been marked by the search mechanism, its cost is maintained in a sorted queue so that the next grid point from which the exploration continues can be obtained with ease. The grid point from which the next forward move is made is the one with the least cost. This enables the search to proceed in a breadth-first manner. An efficient data structure is needed to insert an element into the queue and delete the minimum cost element from the queue quickly. This is achieved by using a Priority Queue managed as a heap structure [12] . Inserts and deletes can be performed in O(log A) times where A is the number of entries in the heap.
Union-Find Data Structure for Managing Net Components
In routing a net with a number of components, each search stage combines two components at a time, ultimately reducing to a single connected component. The forward expansion phase has to determine whether each grid point being explored contains the net being routed, if so, whether it is the same component as the one from which exploration was started. If it is the same component, then a cost is assigned to the grid point and search continues, else, if it belongs to a different component, the search terminates having found a path that can combine two components of the net.
In order to retrieve the component of a net in a grid point, the component number has to be stored along with the net information. A data structure that can quickly combine components and assign a single name (the Union operation) is needed. This will eliminate the necessity to update all the component assignments in grid points once merging of components is done, which is very expensive. Also, obtaining the name of a component from a grid point (the Find operation) should be performed quickly as it is done in every step of search. An efficient implementation of the Union-Find functionality can be found in [12].
Layer Assignment
The topological routes obtained from the initial routing phase are assigned wire layers and vias. This wavefront termination (X) and backtrack termination (Y) does not necessarily belong to a pin. It could very well be a virtual grid on a previous route as shown in Figure 21 . Initial routing for a net is completed when the net contains a single component.
If for any net the search fails to find a path for an unconnected component, the net(s) obstructing the path are determined and ripped up and pushed into the queue. Search is continued for the net that failed to route. This rip-up and reroute phase ensures that all nets are given an inital routing without violating the grid capacity requirement.
Cost of Wave Expansion
The uniqueness of the varying capacity grid model gives rise to interesting problems in how the cost is assigned to a grid point during the maze search. Each grid point in the grid model can be considered to be a square with different vertical (vµ) and horizontal (hµ) grid capacities. The capacity in each direction indicates the number of wires that can cross the grid point in that direction and the number of wires of different nets that can occupy this grid point is limited to Max [hµ, vµ] .
For example, consider a grid with hµ=2 and vµ=3 as shown in Figure 22 . If there are two horizontal wires of net a and net b crossing this grid, the horizontal capacity has been filled and no more wires can be added in this direction. Even though the vertical capacity is still three, only one wire of a different net, say c, can pass through this grid point in the vertical direction. It has to be noted, however, that nets a and b can still have vertical wires pass through this grid point (thus filling both vertical and horizontal capacities). This condition is due to the fact that the capacities in each direction are linked with the layer information they represent. Assigning a wire through a grid point in one direction effectively takes away a particular layer from this grid point in both directions except for the same net. The layer to which the wire is assigned is determined at a later stage (during layer assignment) based on several conditions. While performing maze search, in the forward expansion phase, the feasibility and cost of moving from one grid point to the neighboring grid point is dependent on the directional capacities and densities. the objective function representing a combination of overlaps in wiring, preferred direction wiring and the required number of layer transitions. In the final stage, any error in the routing result is rectified by a combination of local routing modifications (shove aside techniques) and global changes (rip-up and reroute). Iterations between the layer assignment and routing modification stages is performed to enhance routing completion and provide the necessary customization in the results.
Initial Routing
At the start of initial routing stage, each net is composed of several components, and each component will contain a set of equivalent pins. The components of nets are identified from the equivalence numbers of the pins. The objective of the initial routing stage is to obtain topological routes for all nets in such a way as to satisfy the grid capacity requirements. A net is said to have been routed if it has been reduced to contain a single component.
The nets are ordered in a queue based on their estimated wire length from shortest to longest. The wire length estimation is obtained by using the minimum spanning tree approach. The ordered nets are routed one at a time using a variation of the classic maze search heuristic on the varying capacity grid. The cost of wavefront expansion is proportional to the ratio (δ/µ), where δ is the density of the grid in the direction of wavefront expansion and µ is the capacity of the grid in the direction of wave propagation. The density (δ) is defined as the number of nets already present in the grid at the time of wavefront expansion. This way the wavefront expansion is penalized from expanding in denser areas. If for any grid point, δ = µ, then wave propagation cannot be continued through this grid point.
Search procedure for each net starts from a randomly chosen component and terminates when the wavefront reaches any other component of the net. The wavefront does not start from a single pin, but from all the pins belonging to the net component. This simultaneous propagation of wavefront from several points help in reaching other components faster than expansion from a single point source. This is further enhanced by propagating the front faster along the grid points which already contain the topological wires from previous routes. Figure 20 illustrates the constant cost wavefront when the search starts from component A2 of net A. A1 and A2 are two components of the net being routed.
Once the wavefront reaches any of its target grid points (grid points with other components), backtracking process is started. Backtracking is done with the intention of producing as few jogs or bends as possible. The dashed edges in Figure 21 represent the various possibilities for a successful backtrack and the solid line indicates the kind of path chosen by the backtracking algorithm. Each grid point on the path backtracked is marked with the net and component numbers. A Union operation is performed on the two component numbers connected. Note that the wires generated during the backtrack phase are not assigned any particular layer.
Search is then started from another randomly selected component. Note here that the point of them were blocked by more than one pin. But, local routing yields a possible assignment to the nonadjacent grid point C. This assignment by local routing requires updating blocking-list for grid points that are adjacent in the connection path of the pin with the assigned grid point. Grid points F, G, B and C are blocked by connecting pin 3 to C.
It has to be noted here that it is possible to have a pin assignment problem where wiring without violations may be infeasible.
Assignment of Obstacles to Virtual Grids
The wiring and via obstacle definitions for each layer are specified as rectangles in physical design coordinates. The boundaries of these obstacles may not lie on the wiring tracks defined. It is essential to provide the correct obstacle information to the virtual grid router so that when the virtual grid result is translated back to physical units, design rules are not violated.
Each obstacle is a bounding box enclosing a set of virtual grid points. The virtual rectangle representing the actual physical blockage is formed by determining the maximum and minimum X and Y virtual grid coordinates that is enclosed (see Figure 19 ).
This concludes the non-uniform grid construction and mapping of the physical routing problem onto the virtual grid. The next section describes the general routing algorithm designed to execute on the nonuniform virtual grid representation.
General Routing Algorithm
In order to satisfy the various constraints on the general routing problem, to overcome the net ordering problem of routers that route nets in a sequence, and to take advantage of the special features of custom cell routing, the routing procedure is carried out in several stages. Inter-stage and intra-stage iterations are performed to meet custom requirements and enhance convergence of the router. The following are the different stages in the algorithm : a) Initial routing b) Layer assignment c) Routing modifications Each stage is designed to not be restricted by the number of routing layers or the preferences in wiring directions for each layer. Initial routing is performed on the virtual grid to obtain an approximate topological path for each net. Routing is done only with the knowledge of capacities of grids without considering layer and layer transition details.
In the layer assignment stage, the topological routes are assigned layers after inserting vias at appropriate legal locations. Layer assignment has been formulated as a graph partitioning problem with (4, 1) … (6, 3) Figure 19 . Assignment of obstacles to virtual routing grid.
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where N in the number of layers and P is the number of pins. We construct a wiring grid with a size twice the larger dimension of the problem using the algorithm described in section 3.1.3 on page 9. The pins are then placed at different offsets x starting from the origin in the X direction. The offset x varies from 0 through the width of the routing region (w) in steps of one-half the wire width in the layer l. At each offset the term is calculated and the offset x min with the minimum value ξ xmin is determined. This is repeated in the Y direction with the offset y varying from 0 to the height of the routing region (h) to determine y min .
The wiring tracks are finally fixed with their origins starting at x min and y min . If ξ is zero, then all the pins will fall exactly on wiring track intersections. If not, pins will have to be assigned to their closest grid points.
Assignment of Pins to Virtual Grids
Assignment of pins to virtual grid points is straightforward if a layout compaction stage follows the routing stage and spaces the geometries to conform to design rules. But it is difficult if design rule correctness is essential in the final routing result (i.e., there will be no layout compaction). An off-grid pin can be assigned to one of its adjacent grid points. Each pin can block one to four grid points. For example, in Figure 18 pin 6 blocks only one grid point as it is perfectly aligned with the wiring grid point P, pin 2 blocks I and J, pin 3 blocks grid points F, G, J and K.
Each grid point has a blocking-list data structure that contains the pin it is blocked by. The pin assignment algorithm starts by marking all grid points blocked by each pin. Then, for each pin, an assignment is made to a grid point blocked only by this pin. If no such grid point is available, an assignment is not possible for the pin with any of its adjacent grid points. In the next step, those pins that are left unassigned are connected by local gridless routing to non-adjacent grid points. This is demonstrated in Figure 18 . Pin 3 could not be assigned to any of its adjacent grid points because all of algorithm is also shown in Figure 15 . It can be shown empirically that for the above technology, our algorithm yields 12% more tracks as compared to the uniform grid technique.
Physical to Virtual Grid Translation
Having constructed the virtual grid model, the pin and obstacle definitions which are specified in physical design units (microns or lambda units) will have to be assigned corresponding virtual grid coordinates. The locations of all pins and obstacles may not coincide with the wiring tracks defined by the grid construction procedure. Hence, we have to assign pins to track intersection points (virtual grid coordinates). This translation of physical design coordinates to virtual grid coordinates is done in two stages : a) Positioning of wiring tracks, and b) Assignment of virtual grid points to pins and obstacles.
Positioning of Wiring Tracks
The relative position of wiring tracks with respect to the defined physical routing problem is done as follows. Consider the wiring tracks and pin locations on any layer as shown in Figure 16 . Let ∆x ij represent the X-offset and ∆y ij represent the Y-offset of pin i in layer j. The offsets are defined to be the shortest distance to a wiring track. Define ∆x kl and ∆y kl to be zero if pin k does not lie on layer l. Our objective then is to position the wiring tracks in such a way as to minimize Previous reference track condition: When processing track k in layer l+1, the position of wire in track j− 1 has already been fixed. If track k is not spaced at a distance greater than track-spacing(l) from the end of wire in track j−1, any via located on track k will result in a design rule violation with track j−1. This is illustrated in Figure 13 .
Next reference track condition:
This is similar to the previous condition except that the spacing for the track in layer l+1 with the wire position in the succeeding reference track j+1 in the reference layer l should be sufficient. If this spacing requirement is not met, the algorithm positions the wire in the track j+1 in such a way as to allow for this requirement. This is illustrated in Figure 14 .
Track spacing condition:
The track k in layer l+1 must be at least track-spacing(l+1) distance from track k−1. The graph representation in Figure 9 was in fact obtained by this algorithm on the technology shown in Table 1 , on page 7. The actual arrangement of tracks in the three wiring layers produced by our to satisfy condition
Algorithm for Grid Construction
The grid construction algorithm starts with the lowest layer (the layer with the least pitch) as a reference layer. The tracks in this layer are spaced as close as the design rules would allow. The algorithm processes one layer at a time starting from one layer above the lowest layer and stopping at the topmost layer (metal2 in our example). In each layer the algorithm processes the tracks from one end (say left) to the other. 3 3 2 3 3 2 3 3 2   3  3  2  3  3  2  3  3  2   3 3 3 3 3 3 3   3  3  3  3  3 violations.
The virtual grid models obtained using the 2-metal CMOS technology (discussed in Section 3.1.1 on page 8) for the uniform and non-uniform grid schemes is shown in Figure 10 . To compare the densities of tracks produced by these methods, consider a routing problem with a dimension of 300 design units. The number of routing tracks produced for the uniform grid scheme in each layer is given by:
num-tracks(metal2) = 300 / (track-width(metal2) + track-spacing(metal2)) num-tracks(metal2) = 300 / (9 + 6) = 20 tracks. The total number of routing tracks in all three layers is = 60 tracks.
For the same routing space, using a non-uniform grid scheme shown in Figure 9 , with polysilicon spacing for grid lines, we have, num-tracks(poly) = 300 / (track-width(poly) + track-spacing(poly)) num-tracks(poly) = 300 / (8 + 4) = 25 tracks. The total number of tracks in all three layers (using the algorithm described in the next section) is = 67 tracks.
The grid models for the uniform and non-uniform grid schemes is shown in Figure 10 . In the next section an algorithm for obtaining the denser virtual grid from the technology information is presented. Virtual grids on different layers can be assigned the same virtual coordinate if the corresponding wiring tracks satisfy the overlap criterion. Wiring tracks in different layers need a minimum overlap to enable a legal layer transition by means of a contact or via. Using the definition of the track in page 6, the overlap is given by the wire width of the lower layer. It has to be noted that overlapping tracks do not necessarily have their wires overlap as well. This is illustrated in Figure 7. 
Non-uniform Grid
All grid-based routers use a uniform grid model consisting of a 2-dimensional array of grid points with each grid point corresponding to the intersection of a vertical and horizontal grid line. The number of routing layers determines the capacity of each grid line. Each grid line represents a set of overlapping wiring tracks which are spaced uniformly.
In a three-layer uniform grid model, if the tracks are determined based on, say, the design rules of the polysilicon layer, then the wiring in the metal1 or metal2 layers (which have larger spacing rules) will be too close and result in design rule violation. To ensure design rule correctness, the track definitions in all layers have to correspond to the design rules of the metal2 layer (resulting in loose spacing of tracks in the polysilicon and metal1 layers). Hence, in the uniform grid model, the layer with the largest design rules determines the track-width and track-spacing.
The track-overlapping graph for a three layer uniform grid model is illustrated in Figure8. The nodes in the graph correspond to wiring tracks and the edges represent the overlaps of tracks indicating the possibility of layer transition between nodes. A path in the graph corresponds to a grid line and the path length corresponds to the capacity of the grid line.
In our non-uniform grid model, the tracks in all layers are not spaced uniformly. We use the lowest layer, usually with the smallest spacing rules (eg., polysilicon), as a reference layer by arranging the tracks according to the design rules of this layer. But, the tracks in the layers above the reference layer are arranged in a way to satisfy their design rules as well as the overlap criteria with the layer directly below. This will result in a track-overlapping graph as shown in Figure 9 . Here, it can be seen that the grid line capacity is not uniform as a result of skipping certain tracks in the higher layers that would cause design spacing. This is illustrated in Figure 6 . Track spacing, which is the spacing between adjacent grid lines can be assigned wire-to-wire spacing if there are no contacts (or vias) present in routing. As the presence or absence of contacts is not known prior to routing, tracks in each layer can be spaced by a minimum of the wire-to-contact spacing provided that adjacent contacts are not allowed in routing (in which case the contact-to-contact spacing will define track spacing). In our discussion we will consider the track spacing as determined by the wire-to-contact spacing (s wc ). As an example, the design rules of a 2-metal CMOS technology is illustrated in 
Preference in Wiring Directions
There is a wide range of layout design styles for synthesizing custom cells. Depending on the layout style, different layers have different preferences for wiring directions. This specification of preferences in wiring directions helps to guide the router to better solutions in terms of wire length and number of vias produced, which translates to better performance.
In a row based approach where polysilicon is the preferred layer for interconnecting gates of transistors, the preferred wiring direction for polysilicon layer is vertical. If metal1 is the preferred layer for gate connections, then the preferred wiring direction for metal1 becomes vertical. Similarly, the power and ground wiring also influences the choice of wiring direction preferences. If power and ground rails are located in the metal1 layer, then metal1 is given preference in horizontal direction and metal2 is given a vertical direction preference. This enables crossovers of routes over power and ground rails without using vias. There are layout styles in which most of the wiring is desired on a single layer, say metal1. Here, the metal1 layer will not have a preference in wiring direction.
Hence, the router must have sufficient flexibility in choosing preferred wiring directions at run time to adapt to any kind of layout style used in synthesis.
Preference in Wiring Layers
In order to synthesize custom cells for better performance or for other design reasons, certain wiring layers need to be given priority over others. Polysilicon wires have higher values of resistivity than metal layer wires and hence metal wiring should be given higher priority in routing. Also, when synthesizing cells that are at the lower level in the design hierarchy (transistor level), maximizing the utilization of lower metal layers (metal1 and metal2) is desired. This will make interconnection easier at the higher levels of hierarchy (gate and module level) by providing more wiring space in higher metal layers (metal2 and metal3). For these reasons, routing cost must be easily controllable for all layers involved. A fixed routing cost for each layer will not cover the entire range of layout and processing styles possible in producing custom cells. For example, polysilicon layer cannot be penalized heavily for all layouts because certain processes have silicided polysilicon which has lower resitivity.
Grid Construction and Problem Mapping
Grid Construction
Given a routing problem with multiple layers and differing width and spacing rules for each layer, the grid construction phase designs a virtual grid arrangement. This virtual grid is to be organized in a way that the routing result on this grid can be translated into physical design coordinates without violating physical design rules. This necessitates proper spacing of adjacent wiring tracks corresponding to virtual grids, and sufficient overlap of tracks across different layers for vias to be legal.
Wiring Tracks
Each virtual routing grid line corresponds to a wiring track in the actual physical design. The width of a wiring track (track-width) is defined as follows:
track-width = Max{wire-width, contact-size + 2 × overlap-size } Typically, the second term is larger than the wire-width of the layer and the wire in a wiring track can be offset from the center line of the track as illustrated in Figure 5 .
The minimum spacing of adjacent tracks in a layer is determined by the minimum widths and spacing rules of wires and contacts (or vias). There are three kinds of spacing rules which can be used to define track spacing for each layer: wire-to-wire spacing, wire-to-contact spacing and contact-to-contact are logically equivalent but physically distinct as far as the routing tool is concerned. Another example would be the terminals of contacts in the array-style diffusion contact.
Virtual Pins
The concept of virtual pins is introduced here as a means of assisting the router to obtain better solutions and to handle specific technological constraints. Most technologies do not allow stacking of metal1-metal2 vias on top of diffusion contacts. This necessitates the use of a metal1 pin for source/drain connections with the restriction that a via is not allowed on top of the pin. In order to account for other technologies that permit the stacking of vias on diffusion, and to help the router make easier decisions, an addition is made to the equivalent pin concept -the virtual pins. The technologies which allow the stacking of vias on diffusion will present an array of virtual pins on the metal2 layer (see Figure 3 ) and the choice of any one of these pins (or the pins on metal1 layer that are electrically equivalent) for connection will make the others disappear. These pins are called virtual due to the fact that they are not present physically and do not obstruct routes for other nets as long as they have not been connected. This adds to the flexibility to the routing problem by alleviating the additional step of introducing a via on a pin location which could be costly from the router's perspective.
A virtual pin should always exist in association with a regular pin with which it is electrically equivalent. This feature is also essential to support the area port concept in hierarchical cell generation. Area ports are terminals in the layout which do not map to a single grid point in the router. The area covered by an area port can be considered to be composed of several virtual pins, one (or a subset) of which needs to be connected. Area ports are useful in custom cells when a synthesized cell is to be made part of a larger circuit. These areas are specified to contain nets available for connection in the larger circuit.
The virtual pin concept can also be extended to provide guidance to the nets which have long routes. These pins can be introduced in user-specified locations to guide certain nets in order to achieve better overall results. Since these are virtual pins, they do not obstruct other routes.
Via Restrictions
Certain technologies do not permit stacking of vias or routing over/under vias. For example, a direct layer transition from polysilicon to metal2 may not be allowed and this would require two via structures adjacent to each other but not coincident. Furthermore, there are restrictions for routing wires over or under vias. In some technologies, vias connecting metal1 and metal2 layers are not allowed on polysilicon wiring and vias connecting polysilicon and metal1 layers are not allowed when metal2 wiring is present. transistors 10 and 12 is made by diffusion abutment and since nd-0 has no other terminals to connect to, a diffustion contact is not placed. The following sections discuss the key features of the custom cell routing problem.
Power/Ground Routing
Power and ground routing is usually performed independently because of its predetermined layer, location and style. The Vdd and Vss terminals are connected to power and ground rails which are placed in a specified region of the layout. In most custom layout styles, the rails are located as shown in Figure 2 . The rails are connected to the Vdd and Vss diffusion contacts of transistors by means of stubs. These power and ground rails and their stubs to terminals contribute to wiring blockages in the general routing problem.
Wiring Obstacles
Besides the obstacles presented by the power and ground wiring, there are two other sources of wiring obstacles : a) Obstacles in polysilicon layer for the diffusion regions : polysilicon wiring is not allowed over the active devices as it would generate spurious devices. b) Obstacles in metal layers at the diffusion contacts : this becomes significant especially when the diffusion contacts are of the arrayed style extending over the entire source or drain (see Figure 3) . Arrayed contacts are commonly used in layouts to improve performance (by decreasing the resistance).
Via Obstacles
Transition from one metal layer to the other is made with help of vias. These vias when located on top of polysilicon, gate or diffusion areas are constrained by edge inclusion design rules. These spacing rules are present to make sure that the via is located on a planar surface. In Figure 4 (a), the diffusion area common to T 1 and T 2 does not have a diffusion contact, and the possibility of a metal1-metal2 via depends on the size of the diffusion area. Figure 4(b) explains the inclusion rule for via location. If the size of the polysilicon, gate or diffusion is smaller than (2δ +v w ), then this presents a via obstacle to the routing problem. Note that wiring may still be permitted in such areas. This via obstacle need not be presented to the router if the compaction stage of custom cell generation is capable of widening the problem areas (diffusion, gate and polysilicon) so as to locate the via in accordance with spacing rules. This becomes a harder problem for the compactor to solve as it is normally designed to reduce or compact the layout size but not to expand it. Also, widening of diffusion regions is not desirable because of the increase in capacitance.
Equivalent Pins
Two or more pins can have electrical equivalence. In this case, connectivity can be established to either one or a subset of these equivalent pins but not necessarily to all of them in order to complete the circuit. A typical example for equivalent pins would be the two gate terminals of a transistor. These pins transistor placement is shown symbolically in Figure 2 . Connectivity is done either by abutment of adjacent sources and drains or by routes using wires and vias. Whenever the adjacent sources or drains of transistors do not belong to the same net, a break is introduced in the diffusion. The nets to be connected are indicated on the respective terminals.
For the placement shown in Figure 2 , the adjacent nets sum of transistor 2 and sum of transistor 4 are different and hence there is a break in diffusion between transistors 2 and 4. Gate terminals are accessed on the polysilicon layer and the source/drain terminals are available for interconnection on the metallization layers by means on contacts into diffusion. A contact is made to the diffusion only if the corresponding net has connections to other terminals in the layout. The connectivity for net nd-0 between form a virtual grid based on the design rules of each layer used in routing. Placement and routing of transistors are normally followed by a compaction stage which spaces the wires, vias and devices according to design rules. The grid is modelled with the knowledge that the layout will go through a compaction stage before the mask is generated. We use a model in which the tracks in the lower layers are denser than the tracks in the upper layers.
Our router handles two kinds of obstacles, wiring obstacles and via obstacles. It also accepts specification of logically equivalent terminals (such as the two gate terminals of an NMOS or PMOS transistor or the three pairs of top and bottom gate terminals in a 3-input NAND gate) so that wiring is done to connect only a subset of the equivalent pins. This feature is also useful for specifying pre-routed nets and area ports (rectangular region belonging to a net to be connected) to the routing problem. Specification of virtual pins, i.e., optional pins that are not physically present in the input problem, is also allowed as a means to guide the router. Via-minimization is carried out as part of the routing process as well as a post-processing step.
Some of the major limitations of existing general area routing systems such as Mighty These limitations make it impossible to use these tools in a practical layout environment without sacrificing area and performance, which is of utmost importance, in automatic synthesis of custom cells.
The first stage in the routing system is grid construction. Here, the spacing design rules of each layer is used to form a 2-dimensional grid of varying capacity along each dimension. This grid construction yields more tracks for the router to make its connections as compared to an ordinary fixed grid scheme. We then map the physical locations of pins and obstacles onto the virtual grid. In the next stage, we perform an initial topological routing based on a modification of the Lee maze search technique [9] to determine the approximate paths for all nets without violating the grid capacities. This is followed by a layer assignment stage in which wire segments are assigned layers and vias are added at layer transition points. At the end of this stage, the result produced may still be invalid because of violations. The routing violations are removed by using local and global routing modifications based on shove aside and rip-upand-reroute heuristics. Our algorithm iterates through the above stages until a valid solution is obtained.
The separation of the wire routing and the via locating parts of the algorithm gives our router the flexibility for operating in the grid model (to be described in Section 3) as well as in constraining the via placement and minimizing the number of vias. This also helps in reducing the dependence of routing quality on the ordering of nets. The novel grid model used in combination with this routing scheme makes our algorithm very flexible and independent of the number of routing layers used and their design rules. 
Custom Cell Routing Problem
Introduction
Automatic custom cell synthesis presents some unique constraints to the routing problem not present in simple channel routing [1], [2] and switchbox routing models [3], [4] . The boundary of the routing problem need not necessarily be rectangular. It can have an arbitrary rectilinear shape. In this general problem, pins are not restricted to the boundaries (as is the case in channel and switchbox routers). They can be located anywhere on or inside the boundary specified. The wiring directions in each layer are decided by the layout style and so the router should be able to accept different preferences in wiring directions for the same layer. Vias are disallowed in certain areas within the routing region. The ability to accept pre-routed nets and wiring obstacles is essential. The specifics of the routing problem in custom cell synthesis are detailed in Section 2.
The notable features of our router include a novel way of determining the routing grid, the flexibility in wiring directions for layers, arbitrary choice of the number of routing layers and its intelligent positioning of vias to improve the circuit performance. The preferred wiring direction of each layer can be decided at run time by assigning costs to vertical and horizontal directions as well as layer transitions. This feature is especially useful in custom cell synthesis where the preferred wiring direction depends on the layout style (e.g., power/ground routing and clock routing layers) and wiring costs change according to processing styles.
Gridded area routers that have been published in the literature use uniform grids on all layers forcing the routing grid to correspond to the design rules of the layer with the maximum spacing rules. (The general area routers such as Mighty [5] and Codar [6] can be used only in this way). This results in low utilization of wiring resources in the lower wiring layers which usually have smaller spacing rules than the layers above. Our router overcomes the shortcomings of gridded routers by using a novel approach to
